

**Abstract of the Disclosure**

A memory device comprising a compression and decompression engine and a error detection and correction engine connected between a cache memory and a main memory in the same semiconductor chip.

**"Express Mail" mailing label number:** EL490610012US

**Date of Deposit:** March 3, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231

**Printed Name:** Shawn Hise

**Signature:** [Handwritten Signature]